

Title	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG,CPU-Memory	3,4
CPU-Power,CPU-GND	5,6
DDRIII DIMMA1&DDRIII DIMMB1	7,8
LYNX-PCI/E/DMI/USB/CLK	9
LYNX-SATA/HOST/FAN/GPIO/VGA	10
LYNX-SMB/LPC/AUDIO/RTC/RST	11
LYNX-POWER PIN,GND/LYNX STRAPS	12,13 ,14
PCIE1(X1) & PCIE2(X16) Slots	15
SIO-NUVOTON NCT5533D	16
ALC892/887	17
LAN RTL8111G/8106E	18
SATA /USB3.0 Connector	19
USB2.0 Connector	20
DVI	21
VGA	22
CPU Power - ISL95812	23 24
DDR Power -UP1504 1-Phase	25
PCH Power - OP+MOS	26
ACPI Controller UPI	27
ATX F_Panel/EMI/TPM/LPT	28
XDP CPU & PCH	29
Manual Parts	30

MS-7817 *mATX*

Ver: 10

Intel Sharkbay platform H81

CPU:

INTEL-Haswell LGA1150

System Chipset:

INTEL-LYNX

Memory:

DDRIII (1333/1666MHz) * 2 (Dual Channel)

PWM:

VRD12 - ISL95812

OnBoard Chipset:

HD Audio Codec:RTL892

LAN-realtek8111G

SIO:NUVOTON 5533D

SPI ROM: 64 MB

Other:

DVI*1

VGA*1

SATA2*2

SATA3*2

FRONT USB2.0 *2


REAL USB2.0 *4

REAL USB3.0 *2


Expansion Slots:

PCI Express (X16) Slot * 1

PCI Express (X1) Slot * 1

	MICRO-STAR INT'L CO.,LTD		
	MS-7817		
Size Custom	Document Description Cover Sheet	Rev 10	
Date: Tuesday, December 04, 2012		Sheet 1 of 36	

MS-7817 Block Diagram



AV COMPUTE
0904 CPU1A

CPU1A 1 OF 9

CPU1B 2 OF 9

MEM_MA_DATA[63..0] 7



MEM_MB_ADD[15..0] 8


MEM_MB_DATA[63..0] 8

MEM_MB_DATA[63..0] 8


MEM_MB_ADD[15..0] 8

MEM_MB_DATA[63..0] 8






+CPU_VCCP-Decoupling





PLACE 0805 CAPS INSIDE CPU SOCKET CAVITY

PLACE 0805 CAPS Near CPU SOCKET edge




+1.5V_DDR3-Decoupling



CPU SOCKET CAVITY CAPS


MICRO-STAR INT'L CO.,LTD		
MS-7817		
Size Custom	Document Description CPU-Power	Rev 10
Date: Tuesday, December 04, 2012	Sheet	5 of 36

MEM_MA_DATA[63..0] MEM_MA_DATA[63..0]






DDR3

DDEIII-240_BLUE-R











Place close to DIMM1



8 SMBCLK_DDR >>> SMBCLK_DDR R175 33R/4 <<< SMBCLK_VCC 11.27.31
 8 SMBDATA_DDR >>> SMBDATA_DDR R176 33R/4 <<< SMBDATA_VCC 11.27.31

	MICRO-STAR INT'L CO.,LTD	
	MS-7817	
Size Custom	Document Description DDR3 Chanel-A DIMM1/2	Rev 10
Date: Tuesday, December 04, 2012	Sheet 7 of 36	

USB 2.0 ports 6,7,12 and 13 are disabled on 10 port SKUs.
 Only USB 3.0 ports 1 and 2 are enabled.
 pcie port7,8 NA




MICRO-STAR INT'L CO.,LTD

MS-7817

Size: Custom | Document Description: PPT PCIe/DMI/USB/CLK | Rev: 10





Date: Tuesday, December 04, 2012 | Sheet: 9 of 36

SATA ports 2 and 3 are disabled on 4 port SKUs.
SATA 6 Gb/s support on ports 0 and 1 only.






Enable VGA(CTRLCLK/DATA Pull High)

RTC and CLR_CMOS




Close to PCH within 250mils.


MICRO-STAR INT'L CO.,LTD
MS-7817
Size Custom Document Description PPT SATA/HOST/FAN/GPIO/VGA Rev 10
Date: Tuesday, December 04, 2012 Sheet 10 of 36




RTC Block






Chassis Intrusion



SPI ROM



SPI DEBUG PROT



MICRO-STAR INT'L CO.,LTD


MS-7817

Size Custom Document Description PPT SMB/LPC/AUDIO/RTC Rev 10

Date: Wednesday, December 05, 2012 Sheet 11 of 36

VCC3 0.21A
3VA 0.015A
VBAT 6uA
3VSB 0.261A
VCC1_5 0.249A
PCH_1P05 5.747A



Change to 10UH if VCCA_DPLL/VCCA_DPLLB has noise issue.



POWER


PCH_VCC3 HAVE SEQNCING

PCH decoupling cap



	MICRO-STAR INT'L CO.,LTD	
	MS-7817	
Size	Document Description	Rev
Custom	LYNX -POWER PIN	10
Date:	Tuesday, December 04, 2012	Sheet 12 of 36

AV COMPUTER CENTER - 0968 739 980
 0904.70



LYNX

A12 VSS_0001
 A16 VSS_0002
 A21 VSS_0003
 A35 VSS_0004
 AA10 VSS_0005
 AA11 VSS_0006
 AA12 VSS_0007
 AA14 VSS_0008
 AA17 VSS_0009
 AA22 VSS_0010
 AA28 VSS_0011
 AA30 VSS_0012
 AA34 VSS_0013
 AA5 VSS_0014
 AA8 VSS_0015
 AB14 VSS_0016
 AB28 VSS_0017
 AB4 VSS_0018
 AC30 VSS_0019
 AC34 VSS_0020
 AC38 VSS_0021
 AC5 VSS_0022
 AC8 VSS_0023
 AD14 VSS_0024
 AD28 VSS_0025
 AD28 VSS_0026
 AE12 VSS_0027
 AE31 VSS_0028
 AE41 VSS_0029
 AEB VSS_0030
 AF14 VSS_0031
 AF16 VSS_0032
 AF17 VSS_0033
 AF28 VSS_0034
 AG2 VSS_0035
 AG30 VSS_0036
 AG34 VSS_0037
 AG38 VSS_0038
 AGB VSS_0039
 AH14 VSS_0040
 AH16 VSS_0041
 AJ1 VSS_0042
 AJ28 VSS_0043
 AK24 VSS_0044
 AK37 VSS_0045
 AK9 VSS_0046
 AL11 VSS_0047
 AL37 VSS_0048
 AL5 VSS_0049
 VSS_0050

PCH1H


AT1 VSS_NCTF_001
 AT1 VSS_NCTF_002
 AV1 VSS_NCTF_003
 AV7 VSS_NCTF_004
 AV40 VSS_NCTF_005
 AV41 VSS_NCTF_007
 AV42 VSS_NCTF_008
 BA0 VSS_NCTF_009
 BA4 VSS_NCTF_010
 BA1 VSS_NCTF_011
 C41 VSS_NCTF_012
 C41 VSS_NCTF_013
 D41 VSS_NCTF_014

AV21 VSS_0198
 AC31 VSS_0199
 V41 VSS_0196
 V41 VSS_0197
 V8 VSS_0195
 V8 VSS_0194
 V5 VSS_0193
 V5 VSS_0192
 W22 VSS_0191
 W22 VSS_0190
 W20 VSS_0189
 W12 VSS_0188
 W12 VSS_0187
 V28 VSS_0186
 V28 VSS_0185
 V26 VSS_0184
 U8 VSS_0183
 U8 VSS_0182
 U32 VSS_0181
 U31 VSS_0180
 U1 VSS_0179
 U1 VSS_0178
 T28 VSS_0177
 T28 VSS_0176
 T23 VSS_0175
 T23 VSS_0174
 T12 VSS_0173
 T12 VSS_0172
 R4 VSS_0171
 R34 VSS_0170
 R10 VSS_0169
 N8 VSS_0168
 N4 VSS_0167
 N4 VSS_0166
 N38 VSS_0165
 N31 VSS_0164
 M28 VSS_0163
 M26 VSS_0162
 M22 VSS_0161
 M22 VSS_0160
 M18 VSS_0159
 M18 VSS_0158
 K41 VSS_0157
 K37 VSS_0156
 K37 VSS_0155
 J5 VSS_0154
 J5 VSS_0153
 J5 VSS_0152
 J5 VSS_0151
 J31 VSS_0149
 J31 VSS_0148
 H8 VSS_0147
 H8 VSS_0146
 H4 VSS_0145
 H4 VSS_0144
 H38 VSS_0143
 H33 VSS_0142

8 OF 8

H28 VSS_0141
 H26 VSS_0140
 H22 VSS_0139
 H20 VSS_0138
 H16 VSS_0137
 H14 VSS_0136
 G2 VSS_0135
 F38 VSS_0134
 F37 VSS_0133
 F35 VSS_0132
 F24 VSS_0131
 E18 VSS_0130
 E7 VSS_0129
 E5 VSS_0128
 E4 VSS_0127
 E38 VSS_0126
 E35 VSS_0125
 E31 VSS_0124
 E3 VSS_0123
 E12 VSS_0122
 D9 VSS_0121
 D8 VSS_0120
 D7 VSS_0119
 D6 VSS_0118
 D4 VSS_0117
 D37 VSS_0116
 D34 VSS_0115
 D32 VSS_0114
 D31 VSS_0113
 D28 VSS_0112
 D27 VSS_0111
 D26 VSS_0110
 D25 VSS_0109
 D24 VSS_0108
 D22 VSS_0107
 D20 VSS_0106
 D19 VSS_0105
 D18 VSS_0104
 D16 VSS_0103
 D14 VSS_0102
 D13 VSS_0101
 D12 VSS_0100
 C6 VSS_0099
 C37 VSS_0098
 C25 VSS_0097
 B38 VSS_0096
 B33 VSS_0095
 B30 VSS_0094
 B3 VSS_0093
 B25 VSS_0092
 AW7 VSS_0091

PCH Straps




SPKR

Default Mode:

Internal weak Pull-down.

No Reboot Mode with TCO Disabled:
Connect to Vcc3_3 with 8.2k-10k Ohm weak pullup resistor.




GPIO55

Default Mode:

Internal pull-up.

Top Block Swap Mode:

Connect to ground with 4.7k Ohm weak pulldown resistor.



SATA1GF/GPIO19, GPIO51

Default (SPI):

Left both SATA1GF/GPIO19 and GPIO51 floating. No pull up required.

Boot from PCI:

Connect SATA1GF/GPIO19 to ground with 1k Ohm pull-down resistor.

Leave GPIO51 Floating.

Boot from LPC:


Connect both SATA1GF/GPIO19 and GPIO51 to ground with 1k Ohm pull-down resistor.



GPIO53

Do not pull low.

Connect to ground with 1k Ohm pull-down resistor.



HDA_SDO

Default:
Do not pull high.


Disable ME in Manufacturing Mode:
Connect to VccSusHDA with 1k Ohm pull-up resistor through a jumper.

GPIO37

Enable TLS:
Pull up with 1k Ohm to VccSus3.3.

Default (Disable TLS):
Leave NC. Internal pull down.


For test cpu voltage



MICRO-STAR INT'L CO.,LTD


MS-7817

Size Custom	Document Description PPT STRAPS	Rev 10
Date: Tuesday, December 04, 2012		Sheet 14 of 36





MICRO-STAR INT'L CO.,LTD		
MS-7817		
Size Custom	Document Description PCI E1(X1) & PCI E2(X16) Slots	Rev 10
Date: Tuesday, December 04, 2012		Sheet 15 of 36







5533D DSW SUPPORT




NCT5533D POWER ON STRAPPING PIN


PIN	Function	NET Name	HI	LO
44	AMD_PWR_EN		ENABLE AMD PWR SEQ	DISABLE AMD PWR SEQ
18	TEST_MODE1	SOUTA	TEST MODE 1 ENABLE	TEST MODE 1 DISABLE
16	24M_48M_SEL	DTRA#	48MHz	24MHz
15	2E_4E_SEL	RTSA#	4E	2E





PS2 Connector



Voltage Sensing



Thermal Resistor













MICRO-STAR INT'L CO.,LTD

MS-7817

Size Custom Document Description SIO-NUVOTON NCT5533D Rev 10

Date: Tuesday, December 04, 2012 Sheet 16 of 36

Type C:
ALC887-VD
VT1708S CE





100pF Cap can change to TVS by PM request.

MSI		
MICRO-STAR INT'L CO.,LTD		
MS-7817		
Size Custom	Document Description Audio Codec ALC892/887	Rev 10
Date: Tuesday, December 04, 2012	Sheet 17	of 36



RTL8111G Giga LAN

RTL8106E 10/100M LAN


LAN Connector



8111G: Keep RL6 and Remove RL5 for RTL8111G
 8106E: Keep RL5 and Remove RL6 for RTL8106E
 Support D>= 249 ohm Resistor for Single Color LED.
 Support R>= 125 ohm Resistor for Dual Color LED.




Icc33 average operating supply current from 3.3V
 At 1Gbps with heavy network traffic 70mA



8111G: close to pin 22 8111G: close to pin 3.8.30 8111G: LDO mode close to pin 24
 8106E: close to pin 30 8106E: close to pin 8.30 8106E: unstuff


Icc10 average operating supply current from 1.0V
 At 1Gbps with heavy network traffic 300mA

Reserve ESD Protect











		MICRO-STAR INT'L CO.,LTD	
		MS-7817	
Size	Document Description	Rev	
Custom	LAN RTL8111G/8106E	10	
Date:	Tuesday, December 04, 2012	Sheet	18 of 36

SATA 6G PORT 0,1





SATA 3G PORT 4,5



MICRO-STAR INT'L CO.,LTD		
MS-7817		
Size Custom	Document Description SATA Connector	Rev 10
Date: Tuesday, December 04, 2012	Sheet 19	of 36

Type C: jumper +Fuse

PCH/FCH side: OC# pull high to +3VSB






Default VCC5 (PIN1-2)




JUSB_FW	BIOS Menu	Wake up support
1-2	EUP Enable	Not support
	EUP Disable	Not support
2-3	EUP Enable	Not support
	EUP Disable	support

D08-2000300-P16 (Itrip=3.5A; 0.003ohm) support 6 USB ports (3A)
 D08-0300700-P16 (Itrip=2.6A; 0.015ohm) support 4 USB ports (2A)
 D08-0100110-P16 (Itrip=1.1A; 0.04ohm) support 2 usb 2.0 ports (1A)




FRONT USB PORT 8,9






FRONT USB PORT 10,11



FRONT USB PORT 10,11



FRONT USB PORT 10,11








MICRO-STAR INT'L CO.,LTD

MS-7817

Size	Document Description	Rev
Custom	Rear I/O & USB2.0 Connector	10
Date:	Tuesday, December 04, 2012	Sheet 20 of 36









DVI level shifter

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)



HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)





3	HDMI_DDPD_CLK_P	C333	X 0.1u10X4	HDMI_C_CLK_P	R419	X 560R/4	HDMI_DATA_CLK
3	HDMI_DDPD_CLK_N	C338	X 0.1u10X4	HDMI_C_CLK_N	R418	X 560R/4	
3	HDMI_DDPD_TX2_P	C340	X 0.1u10X4	HDMI_C_DATA2_P	R422	X 560R/4	HDMI_DATA2
3	HDMI_DDPD_TX2_N	C337	X 0.1u10X4	HDMI_C_DATA2_N	R420	X 560R/4	
3	HDMI_DDPD_TX1_P	C339	X 0.1u10X4	HDMI_C_DATA1_P	R425	X 560R/4	HDMI_DATA1
3	HDMI_DDPD_TX1_N	C336	X 0.1u10X4	HDMI_C_DATA1_N	R423	X 560R/4	
3	HDMI_DDPD_TX0_P	C335	X 0.1u10X4	HDMI_C_DATA0_P	R421	X 560R/4	HDMI_DATA0
3	HDMI_DDPD_TX0_N	C334	X 0.1u10X4	HDMI_C_DATA0_N	R424	X 560R/4	




	MICRO-STAR INT'L CO.,LTD	
	MS-7817	
Size Custom	Document Description HDMI Connector	Rev 10
Date: Wednesday, December 05, 2012	Sheet 22 of 36	

D-Sub

Level shift




PLACE CLOSE TO VGA CONNECTOR,
WITHIN 750 MIL OF PIN




MICRO-STAR INT'L CO.,LTD		
MS-7817		
	Size	Document Description
	Custom	VGA Connector
Date:	Tuesday, December 04, 2012	Rev 10
Sheet 23 of 36		

5VDIMM FOR DDR




For power 700W solution (only for uP7501+uP7506 for 3VSB solution)
 The power supply VCC3 delay 12ms after VCC5 assert.
 The chip U7501 5VDRV1 work when the VCC5 ready
 (When VCC5 up to 4.2V and the 5VDRV1 delay 6ms assert), but
 VCC3 not ready and let the 3VSB sequence fail.



Patch coolermaster 700w power sequence


3VSB

3VSB supply to PCH and other device.
 Turn off when Deep S3/S5 by 5VSB off.




3VA

20mA



3.389V
 把3VA調高到3.389V




3.389V分壓=0.813V
 2.71V分壓=0.65V

把PCH DPWR0K的
 PUULL HIGH移到這裡

DPWR0K需要加一顆pull down 10k電阻
 ,可解工廠端BAT 電流過大問題



FOR DPWR0K跟3VA的POWER
 DOWN的時序(S5-->G3)

VCORE power on by s3 and 12v




CRB
HIGH: by PCH_1P05V
LOW: by S3

VRMPWRGD LEVEL SHIFT




OCP=110A



MSI		
MICRO-STAR INT'L CO.,LTD		
MS-7817		
Size	Document Description	Rev
Custom	VRD12.5 - ISL95818	10
Date:	Tuesday, December 04, 2012	Sheet 25 of 36

VCCP POWER

VCORE ICC MAX70A ICCTDC:47A 65W
LL:2.5m ohm



DDR Power:1.5V

DDR3_1.5V 4.2A+6A+0.5A+7.661=18.361A

OCP:66.7A

4.2A FOR CPU

6A FOR 2DIMM

0.5A FOR DDR VTT



7.661A FOR PCH

$$OCP:16.447*1.5=24.6705A$$

$$OCPXRdson(Low\ side)=(40uA*Rocs(R122)-0.4V)$$

$$Rocs(R122)=13.75K$$


2012.03.22 Modify Pull hi (47K) to ATX_5VSB




*Default 1.5V

DDR_OV	1.35V	1.5V	1.65V	1.8V
DDR_OV1	Low	High	Low	High
DDR_OV2	Low	Low	High	High



DDR_OV1 = GPIO01 (S/IO)
DDR_OV2 = GPIO02 (S/IO)



DDR VTT Power



To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .




P.S. Only for meet Intel power down sequence.

MICRO-STAR INT'L CO.,LTD

MS-7817



Size	Document Description	Rev
Custom	DDR Power -UP6103 1-Phase	10
Date:	Tuesday, December 04, 2012	Sheet 27 of 36

PCH Power:1.05V 5.747A




high by VCC3
CRB low by S3


0.133A



PCH Power:1.5V 0.183A



VCC1_5_CTRL_INPUT:
0:1P05V low or S3 low
1:1P05V HIGH and S3 HIGH





MICRO-STAR INT'L CO.,LTD		
MS-7817		
Size Custom	Document Description PCH Power - OP+MOS	Rev 10
Date: Tuesday, December 04, 2012		Sheet 28 of 36


PCH ME Power:1.05V 0.670A

SLP_A


ME Power Control



PCH_MEPWROK




VccASW active to APWROK high lms



APWROK falling to VccASW falling 40ns

+3.3V_ME

+3.3V_ME




For INTEL ME


287->Stuiff R366
H87->Stuiff R354




ATX POWER CONNECTOR




FRONT PANEL




Speaker Pin Header




LED (for NV5533)



FAN-COUNTROL CIRCUIT






TPM/JLPC



	MICRO-STAR INT'L CO.,LTD		
	MS-7817		
Size Custom	Document Description	Rev 10	
Date: Tuesday, December 04, 2012	ATX PWR-Connector & Front Panel & EMI	Sheet 30 of 36	

Reserve debug port 5020




MSI		MICRO-STAR INT'L CO.,LTD	
MS-7817		MSI	
Size Custom	Document Description XDP CPU & PCH		Rev 10
Date: Tuesday, December 04, 2012		Sheet	31 of 36


AV COMPUTER CENTER
 0904.701.445

TRUNG TÂM MÁY TÍNH
 739.980


Optical Fiducial Marks-120





Simulation



Mounting Holes



PCH XDP PWRGD/RESET



		MICRO-STAR INT'L CO.,LTD	
		MS-7817	
Size Custom	Document Description Manual Parts	Rev 10	
Date: Tuesday, December 04, 2012		Sheet	32 of 36