			Power	Detail points	Location	Signals Description	Defect Condition
H61 Interface	RTCVDD 3VDUAL PCH	PWR PWR	3.1V 3.3V	VCCRTC VCCDSW3 3	BC116 PCH	3.3 V (can drop to 2.0 V min. in G3 state) supply for the RTC well 3.3 V supply for Deep Sx wells. If platform does not support DeepSx then tie to VccSus3_3	No power No power
	5VDUAL	PWR	5V	V5REF SUS VCCSUS3 3	R219,BC100 PCH	Reference for 5 V tolerance on suspend well inputs  3.3 V supply for suspend well I/O buffers	No power
	3VDUAL	PWR	3.3V	VCCSUSHDA V5REF SUS	PCH Q26 PIN3	Suspend supply for Intel® HD Audio Reference for 5 V tolerance on suspend well inputs	No power
	VCC3	PWR	3.3V	VCC3 3 V5REF	PCH Q23 PIN3	3.3 V supply for core well I/O buffers Reference for 5 V tolerance on core well inputs	Power on Shutdown
	VCC VCC3_ME	PWR PWR	3.3V	V5REF VCCSPI	R174 PCH	Reference for 5 V tolerance on core well inputs 3.3 V supply for SPI Controller Logic. This rail must be powered when VccASW is powered	
	VCC3 DAC	PWR	3.3V	VCCADAC VCCIO VCCCORE	Q22 PIN1/PCH BC104,BC106 BC107,BC109	3.3 V supply for Display DAC Analog Power 1.05 V supply for core well I/O buffers.	Onboard VGA no display
VOLTAGE	VCC1_05_PCH		1.05V	VCCDIFFCLKN[0;	PCH	1.05 V supply for core well logic  1.05 V supply for Differential Clock Buffers	
		PWR		31 VCCCLKDMI	PCH	1.05 V supply for DMI differential clock buffer	F.F.Shutdown
				VCCADPLLA VCCADPLLB	BC76,BC82 BC77,BC83	1.05 V supply for Display PLL A Analog Power 1.05 V supply for Display PLL B Analog Power	
	VCC1_05_ME	PWR	1.05V	VCCSSC[1,2] VCCASW	PCH BC118	1.05 V supply for Integrated Clock Spread Modulators 1.05 V supply for the Active Sleep Well. Provides power to the Intel® ME and integrated LAN. This plane must	F.F.Shutdown
				V PROC IO	PCH	be on in SO and other times the Intel ME or integrated LAN is used  Powered by the same supply as the processor I/O voltage. This supply is used to drive the processor interface	· · · · · · · · · · · · · · · · · · ·
	CPUVTT	PWR	1.05V	V_PROC_IO_NCT F VCCDMI 01,02	PCH BC115	signals Power supply for DMI	F.F.Shutdown
	VCC1_8_PCH	PWR	1.8V	VCCVRM_1,2,3,4 VCCTETERM 1	BC129	1.8 V supply for internal PLL and VRMs	F.F.Shutdown
	OSC 25MHz	CLK	25MHz	VCCTFTERM 2 XTAL25	BC128 X1	1.8 V supply for DF_TVS. This pin should be pulled up to 1.8 V  Connection for 25 MHz crystal to PCH oscillator circuit	F.F. / No CLK output
CLOCK	Crystal 32.768KHz	CLK	32.768K	RTCX1.2	X2	Crystal Input	No power
	Crystal S2.700KHZ	CER	Hz	CLKOUT_DMI_N,	, XZ		No power
	CPUCLK	CLK	100MHz	P	Emulator	100 MHz PCIe Gen2 specification jitter tolerant differential output to processor.	INSTALL CPU NO VCORE
	ITPCLK	CLK	100MHz	CLKOUT_ITPXDP N.P	Emulator	100 MHz Differential output to processor XDP/ITP connector on platform	No boot
	LPC33 PCH33	CLK	33MHz 33MHz	CLKOUT PCI1 CLKOUT PCI2 CLKOUTFLEX3/G	R178 R179	33 MHz outputs to PCI connectors/devices 33 MHz outputs to PCI connectors/devices	C1-07 Shutdown F.F. shutdown
	LPCCLK48	CLK	48MHz	PIO67	R185	Configurable as a GPIO or as a programmable output clock which can be configured  Power OK Indication for the VccDSW3 3 voltage rail. This input is tied together with RSMRST# on platforms	C1-07 Shutdown
	PCH_DPWROK PWROK1	I	3.3V 3.3V	DPWROK PWROK	R348 R152	that do not support Deep Sx.  When asserted, PWROK is an indication to the PCH that all of its core power rails have been stable for 10 ms.	No Power F.F.
	ME_PWROK	I	3.3V	APWROK	R295	PWROK can be driven asynchronously. When PWROK is negated, the PCH asserts PLTRST#.  Active Sleep Well (ASW) Power OK	F.F.
PWRGD	PCH_VRMPWRGD	I	3.3V	SYS_PWROK	DR107	This generic power good input to the PCH isdriven and utilized in a platform-specific manner. While PWROK always indicates that the core wells of the PCH are stable, SYS_PWROK is used to inform the PCH that power is	F.F. Shutdown No CLK
	CPUPWROK	0	1V	PROCPWRGD	Emulator	stable This signal should be connected to the processor's UNCOREPWRGOOD input to indicate when the processor power is valid.	Install CPU no VCORE
	DRAM_PWROK	0	1.5V	DRAMPWROK	R244	The PCH asserts this pin to indicate when DRAM power is stable.	C1
	-RSMRST	I	3.3V	RSMRST#	R412,R115,Q58 PIN3	Resume Well Reset: This signal is used for resetting the resume power plane logic, when deasserted, this signal is an indication that the suspend power wells are stable.	No power
	-PFMRST	0	3.3V	PLTRST#	I/O PIN68	Platform Reset: The PCH asserts PLTRST# to reset devices on the platform (such as SIO, FWH, LAN, processor, etc.). The PCH asserts PLTRST# during power-up and when S/W initiates a hard reset sequence through the	Reset Hi / 00 shutdown
RESET	CVC DCT	,	2 21/	CVC DCT#	R383	Reset Control register (I/O Register CF9h).  System Reset: This pin forces an internal reset after being debounced. The PCH will reset immediately if the	Down off voctout
	-SYS_RST	I	3.3V	SYS_RST#		SMBus is idle; otherwise, it will wait up to 25 ms ±2 ms for the SMBus to idle before forcing a reset on the system.	Power off restart
	-KBRST SMBDATA	I I/OD	3.3V 3.3V	RCIN# SMBDATA	I/O PIN76 R241	When the PCH detects the assertion of this signal, INIT# is generated using a VLW message to the processor.  SMBus Data: External pull-up resistor is required.	K/B can't soft reset C1 / F.F.
SMBus	SMBCLK	I/OD	3.3V	SMBCLK SMBALERT#/GPI	R239	SMBus Clock: External pull-up resistor is required.	C1 / F.F.
	GPIO11 -SLP S3	I	3.3V 3.3V	011 SLP S3#	RN16,D8 PIN3 I/O PIN102	SMBus Alert: This signal is used to wake the system or generate SMI#.  S3 Sleep Control:Suspend To RAM	No power
Power Mgnt.	-S4 S5	0	3.3V	SLP S4#	I/O PIN108	S4,S5 Sleep Control:Suspend to Disk) or S5 (Soft Off) state The Power Button will cause SMI# or SCI to indicate a system request to go to a sleep state, If the system is	
	PWRBTSW	I	3.3V	PWRBTN#	I/O PIN106	already in a sleep state, this signal will cause a wake event ,If PWRBTN# is pressed for more than 4 seconds, this will cause an unconditional transition (power button override) to the S5 state.	No power
	PCIE_WAKE#	I	3.3V	WAKE#	R298	PCI Express* Wake Event: Sideband wake signal on PCI Express asserted by components requesting wake up.  Deep Sx Indication: When asserted (low), this signal indicates PCH is in Deep Sx state where internal Sus	Power off restart
	-DEPSLP	0	3.3V	SLP_SUS#	R4948	power is shut off for enhanced power saving. When deasserted (high), this signal indicates exit from Deep Sx state and Sus power can be applied to PCH.	No power
Direct Media Interface	DMI[3;0]TX[P,N]	0	1V	DMI[3;0]TX/TX# [3:0]	LED TESTER	Direct Media Interface Differential Transmit Pair[3;0]	No boot
Direct Media Interface	DMI[3;0]RX[P,N]	I	1V	DMI[3;0]RX/RX# [3:0]	LED TESTER	Direct Media Interface Differential Receive Pair [3;0]	No boot
Processor Interface	A20GATE PMSYNC	I 0	3.3V	PM SYNCH	I/O PIN77 ,R307 PCH , CPU	A20 Gate: Functionality reserved. A20M# functionality is not supported. This pin requires external pull-up.  Power Management Sync: Provides state information from the PCH to the processor	1/10
	-KBRST -THRMTRIP	I	3.3V 1.2V	RCIN# THERMTRIP#	I/O PIN76 RN19,Q25 PIN1	When the PCH detects the assertion of this signal, INIT# is generated using a VLW message to the processor Thermal Trip: When low, this signal indicates that a thermal trip from the processor occurred, and the PCH will immediately transition to a S5 state. The PCH will not wait for the processor stop grant cycle since the	K/B can't soft reset  F.F. shutdown
						This signal should be connected to the processor's UNCOREPWRGOOD input to indicate when the processor	
	CPUPWROK	0	1V	PROCPWRGD	EMULATOR	power is valid.  PECI (Platform Environment Control Interface): A serial sideband interface to the processor, it is used primarily	Install CPU no VCORE
Fan Speed Control	SB_PECI	I/O		PECI	CPU,I/O PIN86	for thermal, power, and error management. Simple Serial Transport: Single-wire, serial bus. Connect to SST compliant devices such as SST thermal	F.F. shutdown
	SSTCTL -ICH SPI CS	I/O O	3.3V	SST ICS#	I/O PIN84 BIOS / PIN1	sensors or voltage sensors.  SPI Chip Select 0,1: Used as the SPI bus request signal.	F.F. shutdown No bbot
SPI Interface	SPI MISO ICH SPI MOSI	I I/O	3.3V 0V	SO SI	BIOS / PIN2 BIOS / PIN5	SPI Master IN Slave OUT: Data input pin for PCH. SPI Master OUT Slave IN: Data output pin for PCH.	No bbot No bbot
	ICH_SPI_CLK	0	CLK	SCK	BIOS / PIN6	SPI Clock: SPI clock signal, during idle the bus owner will drive the clock signal low. 17.86 MHz and 31.25 MHz.	No bbot
	LAD[3:0] -LFRAME	I/O O	3.3V 3.3V	LAD[3:0] LFRAME#	I/O PIN72,73,74,75 I/O PIN71	LPC Multiplexed Command, Address, Data: For LAD[3:0], LPC Frame: LFRAME# indicates the start of an LPC cycle, or an abort	C1 shutdown / 00 C1 shutdown / 00
LPC Interface	A20GATE SERIRQ	I I/OD	3.3V 3.3V	A20GATE SERIRQ	I/O PIN77 ,R307 I/O PIN70	when asserted low forces bit 20 of the physical address to be zero for all on-chip cache or external memory accesses	Doving no
	-LDRQ	I/OD I	3.3V 3.3V	LDRQ#	I/O PIN/0 I/O PIN69	Serial Interrupt Request: This pin implements the serial interrupt protocol  LPC Serial DMA/Master Request Inputs: LDRQ[1:0]# are used to request DMA or bus master access.	Device no work
	INTVRMEN	I I	3V	INTVRMEN DSWVRMEN	I R237	Internal Voltage Regulator Enable: This signal enables the internal 1.05 V regulators when pulled high.	No power
Msc Signals	DSWVRMEN -RTCRST	I	3V 3V	RTCRST#	R237 R234	Deep Sx Well Internal Voltage Regulator Enable: This signal enables the internal DSW 1.05 V regulators.  RTC Reset: When asserted, this signal resets register bits in the RTC well  RTC Reset: The RTC Reset is signal resets register bits in the RTC well when the RTC better.	No power No power
	-SRTCRST	I	3V	SRTCRST#	R229	Secondary RTC Reset: This signal resets the manageability register bits in the RTC well when the RTC battery is removed	No power
	RTCVDD SML0DATA	I I/OD	3V 3.3V	INTRUDER# SMLODATA	R231	Intruder Detect: This signal can be set to disable the system if box detected open. This signal's status is readable, so it can be used like a GPI if the Intruder Detection is not needed System Management Link 0 Data: SMBus link to external PHY	No power
System Management	SML0CLK	I/OD	3.3V	SMLOCLK SMLOALERT#/GP	50115	System Management Link 0 Clock: SMBus link to external PHY	
Interface	GPIO60 SML1DAT	O OD I/OD	3.3V 3.3V	IO60 SML1DATA	RN15 I/O PIN23,RN16	SMLink Alert 0: Output of the integrated LAN controller to external PHY System Management Link 1 Data: SMBus link to optional Embedded Controller or BMC	
	SML1CLK -PCH HOT	I/OD O OD	3.3V 3.3V	SML1CLK SML1ALERT#	I/O PIN24,RN15 RN15	System Management Link 1 Clock: SMBus link to optional Embedded Controller or BMC SMLink Alert 1: Alert for the ME SMBus controller to optional Embedded Controller or BMC	F.F. shutdown
Real Time Clock Interface	Crystal 32K768Hz	CLK	32.768K	RTCX1.2	X2	Crystal Input 1: This signal is connected to the 32.768 kHz crystal	CMOS check sum error / No power
General Purpose I/O Signals	PIO15,28	I/O	3.3V	GPIO[72,57,32,2 8,27,15,8]	Pull high Resistor & Related Circuit	All GPIOs can be configured as either input or output.	No boot,shutdown restart
	DO,TCK, - RST	I ,OD	1V	TDO,TCK, TRST# TDI,TMS,	RN6,RN19	Test Clock Input(TCK),Test Mode Select (TMS),Test Data Input (TDI),Test Data Output (TDO).	No boot