## H61M-DS2 REV 2.0

	Check Points	Туре	Power	Detail Points	Location	Signals Description	Defect Condition
VOLTAGE	VCORE	Ref	1.0V	VCC	Emulator	Processor core power rail	F.F. shutdown
	CPU_VTT	Ref	1.0V	VCCIO	Emulator	Processor power for I/O.	F.F. shutdown
	DDR_15V CPU_VAXG	Ref Ref	1.5V 0.9V	VDDQ VCCAXG	Emulator Emulator	Processor I/O supply voltage for DDR3 Graphics core power supply	F.F. Hang 25
	VCCPLL	Ref	1.8V	VCCPLL	Emulator	VCCPLL provides isolated power for internal processor PLLs	INSTALL CPU NO
	VCCSA	Ref	0.9V	VCCSA	Emulator	System Agent power supply	VCORE F.F. shutdown
	CPUCLK	Diff CLK	100MHz	BCLK	Emulator	Differential bus clock input to the processor	INSTALL CPU NO VCORE
CLOCK	ITPCLK	Diff	100MHz		Emulator	These signals are connected in parallel to the ten side debug	
		CLK		BCLK_ITP	Emulator	These signals are connected in parallel to the top side debug	No Boot INSTALL CPU NO
PWRGD	CPUPWROK DRAM PWROK	I	1.0V 1.5V	UNCOREPWRGOOD	Emulator	The processor requires this input signal to be a clean indication	VCORE
DECET	-CPURST	I	1.5V 1.1V	SM_DRAMPWROK RESET#	Emulator Emulator	that the VCCSA, VCCIO, VAXG, and VDDQ, power supplies are Platform Reset pin driven by the PCH.	C1 Reset Hi
RESET	-DDR3_RST	0	0V	SM_DRAMRST#	Emulator	DDR3 DRAM Reset: Reset signal from processor to DRAM devices.	C1
Power Signals	VIDSOUT VIDSCLK -VIDALERT	0 I O	1.05V	VIDSOUT VIDSCLK VIDALERT#	Emulator	VIDALERT#, VIDSCLK, and VIDSCLK comprise a three signal serial synchronous interface used to transfer power management information between the processor and the voltage regulator controllers. This serial VID interface replaces the parallel VID interface on previous processors	No VCORE
Sense Signals	VCC_SENSE	0	1.0V	VCC_SENSE	DR466	VCC_SENSE and VSS_SENSE provide an isolated, low impedance connection to the processor core voltage and	F.F. Shutdown
	VSS_SENSE VAXG_SENSE	0	0V 1.0V	VSS_SENSE VAXG_SENSE	DR468 DR445	ground. They can be used to sense or measure voltage near the silicon. VAXG_SENSE and VSSAXG_SENSE provide an isolated, low impedance connection to the VAXG voltage and	F.F. Shutdown
	VSSAXG_SENS	0	0V	VSSAXG_SENS	DR450	ground. They can be used to sense or measure voltage near the silicon.	T.T. Shucuown
	VTT_SENSE VTT_VSS	0	1.0V 0V	VCCIO_SENSE VSS_SENSE_VCCIO	TR67 TR69	VCCIO_SENSE and VSS_SENSE_VCCIO provide an isolated, low impedance connection to the processor VCCIO voltage and ground. They can be used to sense or measure voltage near the silicon.	F.F. Shutdown
	VSA_SENSE	0	0.9V	VCCSA_SENSE	U1 PIN9	VCCSA_SENSE provide an isolated, low impedance connection to the processor system agent voltage. It can be used to sense or measure voltage near the silicon.	Hang 25
	VTT_SEL	0		VCCSA_VID		Voltage selection for CPU_VTT	
	VSA_SEL	0		VCCIO_SELECT		Voltage selection for VCCSA	
Direct Media Interface DMI	DMI_[3;0]RXN DMI_[3;0]RXP	I	1V	DMI_RX[3:0] DMI_RX#[3:0]	Emulator	DMI Input from PCH: Direct Media Interface receive differential pair	No Boot
Direct media interface DMI	DMI_[3;0]TXN DMI_[3;0]TXP	0	1V	DMI_TX[3:0] DMI_TX#[3:0]	Emulator	DMI Output to PCH: Direct Media Interface transmit differential pair.	
	FDI_FSYNC0	I		FDI0_FSYNC[0]	Emulator	LPC Address / Data 0-3 4-bit LPC address/bi-directional data lines.	Onboard VGA No Display
	FDI_LSYNC0	I		FDI0_LSYNC[0]	Emulator	LPC Frame #	
	FDI_TXP[7;0] FDI_TXN[7;0]	0		FDI_TX[7:0] FDI_TX#[7:0]	Emulator	This signal indicates the start of the LPC cycle. when asserted low forces bit 20 of the physical address to be zero for all on-chip cache or external memory accesses	
Flexible Display Interface FDI	FDI_FSYNC1	I		FDI1_FSYNC[1]	Emulator	Serial Interrupt Request: This pin implements the serial interrupt protocol	
	FDI LSYNC1	I		FDI1 LSYNC[1]	Emulator	LPC Serial DMA/Master Request Inputs: LDRQ[1:0]# are used to request DMA or bus master access.	
	FDI_INT	I		FDI_INT	Emulator	Power Management Event # The first function of this pin is Power Management Event #. It supports the PCI PME# interface. This signal	
		-			Emalator	allows the peripheral to request the system to wake up from the D3 (cold) state.	
	FDI_RCOMP	I	1.0V	FDI_COMPIO FDI_ICOMPO	Emulator	Intel Flexible Display Interface Compensation	
Error and Thermal Protection Signals	PECI	I/O		PECI	Q31 PIN3	PECI (Platform Environment Control Interface): A serial sideband interface to the processor, it is used primarily for thermal, power, and error management.	F.F. shutdown
	PROCHOT#	I/O	1V	PROCHOT#	Q15 PIN3	Processor Hot: PROCHOT# goes active when the processor temperature monitoring sensor(s) detects that the processor has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit (TCC) has been activated, if enabled. This signal can also be driven to the processor to activate	
	THERMTRIP#	0	1.2V	THERMTRIP#	Q25 PIN1	the TCC. Thermal Trip: The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all execution when the junction temperature exceeds approximately 130 °C. This is signaled to the system by the THERMTRIP# signal.	
	CATERR#	0		CATERR#	TP10	Catastrophic Error: This signal indicates that the system has experienced a catastrophic error and cannot	
	CFG[17:0]	I		CFG[17:0]		continue to operate. Configuration Signals	PCIEX16 graphic card
	CFG[17:0]		1.8V		R247	Configuration Signals	PCIEX16 graphic card can't display No Boot
Miscellaneous Signals			1.8V	FC_x	R247	Configuration Signals FC signals are signals that are available for compatibility with other processors. Power Management Sync: A sideband signal to communicate power management status from the platform to	can't display No Boot
Miscellaneous Signals	CFG[17:0] -H_SNB		1.8V		R247 R257	Configuration Signals FC signals are signals that are available for compatibility with other processors. Power Management Sync: A sideband signal to communicate power management status from the platform to the processor. SKTOCC# (Socket Occupied) : This signal is pulled down directly (0 Ohms) on the processor package to the	can't display
Miscellaneous Signals	CFG[17:0] -H_SNB PMSYNC	I	OV	FC_x PM_SYNC SKTOCC#		Configuration Signals FC signals are signals that are available for compatibility with other processors. Power Management Sync: A sideband signal to communicate power management status from the platform to the processor. SKTOCC# (Socket Occupied) : This signal is pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silicon for this signal. System board designers may use this signal to determine if the processor is present.	can't display No Boot No Boot
Miscellaneous Signals	CFG[17:0] -H_SNB PMSYNC -SKTOCC	I I O		FC_x PM_SYNC	R257	Configuration Signals FC signals are signals that are available for compatibility with other processors. Power Management Sync: A sideband signal to communicate power management status from the platform to the processor. SKTOCC# (Socket Occupied) : This signal is pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silicon for this signal. System board designers may use this	can't display No Boot No Boot
Miscellaneous Signals	CFG[17:0] -H_SNB PMSYNC -SKTOCC GRCOMP	I I O I	0V 1.0V	FC_X PM_SYNC SKTOCC# PEG_ICOMPI	R257 R24	Configuration Signals FC signals are signals that are available for compatibility with other processors. Power Management Sync: A sideband signal to communicate power management status from the platform to the processor. SKTOCC# (Socket Occupied) : This signal is pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silicon for this signal. System board designers may use this signal to determine if the processor is present. PCI Express* Input Current Compensation	can't display No Boot No Boot
Miscellaneous Signals PCI Express Graphics Interface	CFG[17:0] -H_SNB PMSYNC -SKTOCC GRCOMP GRCOMP	I I 0 I I	0V 1.0V 1.0V	FC_x PM_SYNC SKTOCC# PEG_ICOMPI PEG_ICOMPO	R257 R24 R24	Configuration Signals FC signals are signals that are available for compatibility with other processors. Power Management Sync: A sideband signal to communicate power management status from the platform to the processor. SKTOCC# (Socket Occupied) : This signal is pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silicon for this signal. System board designers may use this signal to determine if the processor is present. PCI Express* Input Current Compensation PCI Express* Current Compensation	can't display No Boot No Boot CPU can't detect
PCI Express Graphics	CFG[17:0] -H_SNB PMSYNC -SKTOCC GRCOMP GRCOMP GRCOMP	I I I I I I	0V 1.0V 1.0V 1.0V	FC_X           PM_SYNC           SKTOCC#           PEG_ICOMPI           PEG_ICOMPO           PEG_RCOMPO           PEG_RX[15:0]           PEG_RX#[15:0]           PE_RX[3:0]1	R257 R24 R24 R24 R24	Configuration Signals FC signals are signals that are available for compatibility with other processors. Power Management Sync: A sideband signal to communicate power management status from the platform to the processor. SKTOCC# (Socket Occupied) : This signal is pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silicon for this signal. System board designers may use this signal to determine if the processor is present. PCI Express* Input Current Compensation PCI Express* Resistance Compensation PCI Express* Resistance Compensation	can't display No Boot OPU can't detect PCIEX16 graphic card
PCI Express Graphics	CFG[17:0] -H_SNB PMSYNC -SKTOCC GRCOMP GRCOMP GRCOMP EXP_A_RXP[15;0] EXP_A_TXP[15;0] ITPCLK	I I O I I I I	0V 1.0V 1.0V 1.0V 0.6V	FC_X PM_SYNC SKTOCC# PEG_ICOMPI PEG_ICOMPO PEG_RX[15:0] PEG_RX#[15:0] PEG_RX#[15:0] PEG_TX[15:0] PEG_TX[15:0] PEG_TX[15:0] PEG_TX[15:0] PE_TX[3:0]1	R257 R24 R24 R24 PCIEX16 slot C22~C83 / PCIEX16	Configuration Signals FC signals are signals that are available for compatibility with other processors. Power Management Sync: A sideband signal to communicate power management status from the platform to the processor. SKTOCC# (Socket Occupied) : This signal is pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silicon for this signal. System board designers may use this signal to determine if the processor is present. PCI Express* Input Current Compensation PCI Express* Resistance Compensation PCI Express* Receive Differential Pair	can't display No Boot OPU can't detect PCIEX16 graphic card
PCI Express Graphics	CFG[17:0] -H_SNB PMSYNC -SKTOCC GRCOMP GRCOMP GRCOMP EXP_A_RXP[15;0] EXP_A_TXP[15;0]	I I I I I O I I I I	0V 1.0V 1.0V 0.6V	FC_x           PM_SYNC           SKTOCC#           PEG_ICOMPI           PEG_E_ICOMPO           PEG_RCMPO           PEG_RX[15:0]           PE_RX[3:0]1           PEG_TX#[15:0]           PE_TX#[3:0]1	R257 R24 R24 R24 PCIEX16 slot C22~C83 / PCIEX16 slot	Configuration Signals FC signals are signals that are available for compatibility with other processors. Power Management Sync: A sideband signal to communicate power management status from the platform to the processor. SKTOCC# (Socket Occupied) : This signal is pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silicon for this signal. System board designers may use this signal to determine if the processor is present. PCI Express* Input Current Compensation PCI Express* Resistance Compensation PCI Express* Receive Differential Pair PCI Express* Transmit Differential Pair	can't display No Boot CPU can't detect PCIEX16 graphic card can't display
PCI Express Graphics Interface	CFG[17:0] -H_SNB PMSYNC -SKTOCC GRCOMP GRCOMP GRCOMP EXP_A_RXP[15;0] EXP_A_TXP[15;0] EXP_A_TXP[15;0] ITPCLK HPRDY# TCK	I I I I I I I I I I I I I I I	1.0V 1.0V 1.0V 0.6V 0.6V 100MHz 1.0V	FC_x           PM_SYNC           SKTOCC#           PEG_ICOMPI           PEG_ECOMPO           PEG_RX[15:0]           PE_RX[43:0]1           PEG_TX#[15:0]           PEG_TX#[15:0]           PEG_TX#[15:0]           PE_TX[3:0]1           PE_TX[3:0]1           PE_TX[4]2:0]1           BCLK_ITP#           BCLK_ITP#           PRDY#           TCK	R257 R24 R24 R24 PCIEX16 slot C22~C83 / PCIEX16 slot Emulator RN6 RN19	Configuration Signals FC signals are signals that are available for compatibility with other processors. Power Management Sync: A sideband signal to communicate power management status from the platform to the processor. SKTOCC# (Socket Occupied) : This signal is pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silcon for this signal. System board designers may use this signal to determine if the processor is present. PCI Express* Input Current Compensation PCI Express* Resistance Compensation PCI Express* Receive Differential Pair PCI Express* Receive Differential Pair PCI Express* Transmit Differential Pair These signals are connected in parallel to the top side debug probe to enable debug capacities PRDY# is a processor output used by debug tools to determine processor fest Bus	can't display No Boot CPU can't detect PCIEX16 graphic card can't display No boot No boot
PCI Express Graphics Interface	CFG[17:0] -H_SNB PMSYNC -SKTOCC GRCOMP GRCOMP GRCOMP EXP_A_RXP[15;0] EXP_A_TXP[15;0] ITPCLK -TTPCLK HPRDY# TCK TDI	I I I I I I I I I I I I I I I	0V 1.0V 1.0V 0.6V 0.6V 100MHz 1.0V 1.0V 1.0V	FC_X           PM_SYNC           SKTOCC#           PEG_ICOMPI           PEG_ICOMPO           PEG_RX[15:0]           PE_RX#[15:0]           PE_RX#[15:0]           PE_TX#[15:0]	R257 R24 R24 R24 PCIEX16 slot C22~C83 / PCIEX16 slot Emulator RN6 RN19 RN6	Configuration Signals FC signals are signals that are available for compatibility with other processors. Power Management Sync: A sideband signal to communicate power management status from the platform to the processor. SKTOCC# (Socket Occupied) : This signal is pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silicon for this signal. System board designers may use this signal to determine if the processor is present. PCI Express* Turpet Compensation PCI Express* Receive Differential Pair PCI Express* Receive Differential Pair PCI Express* Transmit Differential Pair These signals are connected in parallel to the top side debug probe to enable debug capacities PPCP# is a processor output used by debug tools to determine processor Test Bus Test Data In: This signal transfers serial test data into the processor.	can't display No Boot CPU can't detect PCIEX16 graphic card can't display No boot No boot No boot
PCI Express Graphics Interface	CFG[17:0] -H_SNB PMSYNC -SKTOCC GRCOMP GRCOMP GRCOMP EXP_A_RXP[15;0] EXP_A_TXP[15;0] EXP_A_TXP[15;0] ITPCLK HPRDY# TCK	I I I I I I I I I I I I I I I	1.0V 1.0V 1.0V 0.6V 0.6V 100MHz 1.0V	FC_x           PM_SYNC           SKTOCC#           PEG_ICOMPI           PEG_ECOMPO           PEG_RX[15:0]           PE_RX[43:0]1           PE_RX[43:0]1           PE_TX[4:0]1           PE_TX[3:0]1           PE_TX[3:0]1           PE_LX[15:0]           PE_RX[4]2:0]1           BCLK_ITP#           BCLK_ITP#           PRDY#           TCK	R257 R24 R24 R24 PCIEX16 slot C22~C83 / PCIEX16 slot Emulator RN6 RN19	Configuration Signals FC signals are signals that are available for compatibility with other processors. Power Management Sync: A sideband signal to communicate power management status from the platform to the processor. SKTOCC# (Socket Occupied) : This signal is pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor sillcon for this signal. System board designers may use this signal to determine if the processor is present. PCI Express* Input Current Compensation PCI Express* Current Compensation PCI Express* Receive Differential Pair PCI Express* Receive Differential Pair PCI Express* Transmit Differential Pair These signals are connected in parallel to the top side debug probe to enable debug capacities PRDY# is a processor output used by debug tools to determine processor. Test Data Out: This signal transfers serial test data out of the processor. Test Mode Select: A ITAG specification support signal used by debug tools.	can't display No Boot CPU can't detect PCIEX16 graphic card can't display No boot No boot
PCI Express Graphics Interface	CFG[17:0] -H_SNB PMSYNC -SKTOCC GRCOMP GRCOMP GRCOMP EXP_A_RXP[15;0] EXP_A_TXP[15;0] ITPCLK -ITPCLK HPRDY# TCK TDI TDO	I I I I I I I I I I I I I I I I 0	1.0V 1.0V 1.0V 0.6V 0.6V 100MHz 1.0V 1.0V 1.0V	FC_x           PM_SYNC           SKTOCC#           PEG_ICOMPI           PEG_RCOMPO           PEG_RCOMPO           PEG_RX115:0]           PEG_RX115:0]           PEG_RX#[3:0]1           PEG_TX#[3:0]1           PE_TX#[3:0]1           PE_TX#[3:0]1           PE_TX#[3:0]1           PELK_ITP#           PRDY#           TCK           TD0	R257 R24 R24 R24 PCIEX16 slot C22~C83 / PCIEX16 slot Emulator RN6 RN19 RN6 RN6 RN6	Configuration Signals         FC signals are signals that are available for compatibility with other processors.         Power Management Sync: A sideband signal to communicate power management status from the platform to the processor.         SKTOCC# (Socket Occupied) : This signal is pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor is present.         PCI Express* Input Current Compensation         PCI Express* Current Compensation         PCI Express* Resistance Compensation         PCI Express* Receive Differential Pair         PCI Express* Transmit Differential Pair         PCI Express* are connected in parallel to the top side debug probe to enable debug capacities         PRDY# is a processor output used by debug tools to determine processor debug readiness         Test Data In: This signal transfers serial test data into the processor.         Test Data Out: This signal transfers serial test data out of the processor.	can't display No Boot CPU can't detect CPU can't detect PCIEX16 graphic card can't display No boot No boot No boot No boot
PCI Express Graphics Interface	CFG[17:0] -H_SNB PMSYNC -SKTOCC GRCOMP GRCOMP GRCOMP EXP_A_RXP[15;0] EXP_A_TXP[15;0] ITPCLK HPRDY# TCK TDI TDO TMS	I I I I I I I I I I I I I I I I I I I	0V 1.0V 1.0V 1.0V 0.6V 0.6V 100MHz 1.0V 1.0V 1.0V 1.0V 1.0V	FC_X           PM_SYNC           SKTOCC#           PEG_ICOMPI           PEG_ECOMPO           PEG_RCOMPO           PEG_RX[15:0]           PEG_RX[15:0]           PEG_TX[15:0]           PEG_TX[15:0]           PEG_TX[15:0]           PEG_TX[15:0]           PE_TX[3:0]1           PE_TX#[3:0]1           BCLK_ITP#           PRDY#           TCK           TDI           TDO           TMS	R257 R24 R24 R24 PCIEX16 slot C22~C83 / PCIEX16 slot Emulator RN6 RN19 RN6 RN6 RN6 RN6	Configuration Signals FC signals are signals that are available for compatibility with other processors. Power Management Sync: A sideband signal to communicate power management status from the platform to the processor. SKTOCC# (Cooket Occupied) : This signal is pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silicon for this signal. System board designers may use this signal to determine if the processor is present. PCI Express* Input Current Compensation PCI Express* Resistance Compensation PCI Express* Resistance Compensation PCI Express* Receive Differential Pair PCI Express* Transmit Differential Pair PCI Express* Transmit Differential Pair These signals are connected in parallel to the top side debug probe to enable debug capacities PRDY# is a processor output used by debug tools to determine processor. Test Data In: This signal transfers serial test data out of the processor. Test Mode Select: A JTAG specification support signal used by debug tools. Test Mode Select: A JTAG specification support signal used by debug tools. Test Reset: This signal transfers the Test Access Port (TAP) logic.TRST# must be driven low during power on	can't display No Boot CPU can't detect CPU can't detect PCIEX16 graphic card can't display No boot No boot No boot No boot No boot
PCI Express Graphics Interface	CFG[17:0] -H_SNB PMSYNC -SKTOCC GRCOMP GRCOMP GRCOMP EXP_A_RXP[15;0] EXP_A_RXP[15;0] EXP_A_TXP[15;0] ITPCLK -ITPCLK HPRDY# TCK TDI TDO TMS TRST#	I I I I I I I I I I I I I I I I I I I	0V           1.0V           1.0V           0.0V           0.6V           0.6V           1.00MHz           1.0V           1.0V           1.0V           1.0V	FC_X           PM_SYNC           SKTOCC#           PEG_ICOMPI           PEG_ICOMPO           PEG_RX#[15:0]           PEG_RX#[15:0]           PEG_TX[15:0]           PEG_TX[15:0]           PEG_TX[15:0]           PEG_TX[15:0]           PEC_TX[15:0]           PE_CX#[15:0]           PE_TX#[3:0]1           PE_CX#[15:0]           PE_CX#[17:0]           PE_CX#[17:0] <t< td=""><td>R257 R24 R24 R24 PCIEX16 slot C22~C83 / PCIEX16 slot Emulator RN6 RN9 RN6 RN6 RN6 RN6 RN6 RN6 RN6 RN9</td><td>Configuration Signals FC signals are signals that are available for compatibility with other processors. Power Management Sync: A sideband signal to communicate power management status from the platform to the processor. SKTOCC# (Socket Occupied) : This signal is pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silicon for this signal. System board designers may use this signal to determine if the processor is present. PCI Express* Input Current Compensation PCI Express* Resistance Compensation PCI Express* Receive Differential Pair PCI Express* Receive Differential Pair PCI Express* Transmit Differential Pair These signals are connected in parallel to the top side debug probe to enable debug capacities PRDY# is a processor output used by debug tools to determine processor debug readiness Test Clock: This signal transfers serial test data out of the processor. Test Mode Select: A JTAG specification support signal used by debug tools. Test Reset: This signal reases the Test Access Port (TAP) logic.TRST# must be driven low during power on Reset.</td><td>can't display No Boot CPU can't detect CPU can't detect PCIEX16 graphic card can't display No boot No boot No boot No boot No boot No boot No boot</td></t<>	R257 R24 R24 R24 PCIEX16 slot C22~C83 / PCIEX16 slot Emulator RN6 RN9 RN6 RN6 RN6 RN6 RN6 RN6 RN6 RN9	Configuration Signals FC signals are signals that are available for compatibility with other processors. Power Management Sync: A sideband signal to communicate power management status from the platform to the processor. SKTOCC# (Socket Occupied) : This signal is pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silicon for this signal. System board designers may use this signal to determine if the processor is present. PCI Express* Input Current Compensation PCI Express* Resistance Compensation PCI Express* Receive Differential Pair PCI Express* Receive Differential Pair PCI Express* Transmit Differential Pair These signals are connected in parallel to the top side debug probe to enable debug capacities PRDY# is a processor output used by debug tools to determine processor debug readiness Test Clock: This signal transfers serial test data out of the processor. Test Mode Select: A JTAG specification support signal used by debug tools. Test Reset: This signal reases the Test Access Port (TAP) logic.TRST# must be driven low during power on Reset.	can't display No Boot CPU can't detect CPU can't detect PCIEX16 graphic card can't display No boot No boot No boot No boot No boot No boot No boot